



Assembly Language


Course Notes



Cortesía: MSc. Ariel Ortiz


January 2003

Registers




Flags Register

eflags




<i>Flag</i>	<i>Name</i>	<i>Purpose</i>
cf	Carry Flag	Is set if the result of an arithmetic operation involving <u>unsigned</u> numbers overflows.
of	Overflow Flag	Is set if the result of an arithmetic operation involving <u>signed</u> numbers overflows.
sf	Sign Flag	Is set if the result of an arithmetic or logical operation is negative.
zf	Zero Flag	Is set if the result of an arithmetic or logical operation is zero.
pf	Parity Flag	Is set if the result of an arithmetic or logical operation has an even number of 1 bits in its 8 least significant bits.
af	Auxiliary Flag	Is set if the result of an arithmetic operation has a carry out from the low-order nibble. Used in binary-coded decimal (BCD) operations.

Segment Registers



Memory Locations

[*base + index * scale + displacement*]



C Linkage Convention

- When combining C++ and assembly language modules, it is important to follow the *C Linkage Convention*.
- The C Linkage Convention establishes the machine registers usage, the layout of arguments put on the stack, the layout of built-in types such as integers and floats, the form of names passed by the compiler to the linker, and the amount of type checking required from the linker.
- There also is another linkage convention called the *C++ linkage convention*, which is the default used by C++ compilers and linkers. This convention depends on a technique called *name mangling*, which consists on applying a special algorithm to modify public names, thus permitting overloading. Because different C++ compilers apply different mangling algorithms, in general it's better to stick with the C linkage convention when mixing C++ and other languages.
- In C++, the C Linkage Convention is achieved by using the `extern "C"` directive. Example:

```
extern "C" int foo(int x);
```


- NASM labels are exported to other modules using the `GLOBAL` directive. Symbols defined elsewhere may be imported to a NASM module using the `EXTERN` directive. All other labels are local to the NASM source file.
- In the Windows platform, all names in an assembly language source file must have an underscore (`_`) prefix if they refer to names declared in a C++ source file. This is not so in the Linux platform, where no prefix is required.
- When calling a function, arguments are pushed to the stack in reverse order, that is, from right to left as they syntactically appear in the C++ source. Once the arguments are in the stack, a `CALL` instruction to the desired function is executed. When the function returns, the arguments are still in the stack and must be removed. Adjusting the `ESP` register through an `ADD` instruction does the trick.
- A called function must preserve the original values of following registers: `EBX`, `EBP`, `ESI` and `EDI`. All other registers (including `EFLAGS`, `FPU`, `MMX`, and `SSE` registers) may be freely modified by the called function.
- The **function prologue** should be as follows:

```
push    ebp
mov     ebp, esp
```

This preserves the value of the `EBP` register, so that it can now point to the current top of stack.

- Space for local variables may be allocated by subtracting to `ESP` the number of bytes required.

- At the beginning of the function execution, the stack has the following layout:



- Once the called function ends, the following **function epilogue** should be executed to undo the actions of the function prologue:

```
pop    ebp
ret
```

- The C++/NASM data types counterparts are summarized in the following table:

<i>C++ Data Type</i>	<i>Size (bits)</i>	<i>NASM Data Type</i>
char	8	BYTE
short	16	WORD
int	32	DWORD
long	32	DWORD
void* (pointer to any type)	32	DWORD
float	32	DWORD
double	64	QWORD
long double	80	TWORD

- Function return values are placed in the following registers:

<i>C++ Data Type</i>	<i>Register</i>
char, short, int, long, and void*	EAX
float, double, and long double	ST0

Integer Operations

Data Transfers

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
MOV <i>dest, orig</i>	$dest \leftarrow orig$	Move. Operands must be the same size (BYTE, WORD or DWORD). <i>dest</i> may be a register or memory location. <i>orig</i> may be a register, memory location or immediate value. Both <i>orig</i> and <i>dest</i> can't be memory locations at the same time.
XCHG <i>op1, op2</i>	$temp \leftarrow op1$ $op1 \leftarrow op2$ $op2 \leftarrow temp$	Exchange. Operands must be the same size (BYTE, WORD or DWORD). At least one of the operands must be a register. The other one may be a memory location or another register.

Stack Manipulation

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
PUSH <i>op</i>	$ESP \leftarrow ESP - 4$ $[ESP] \leftarrow op$	Operand must be a DWORD register, memory location or immediate value.
POP <i>dest</i>	$dest \leftarrow [ESP]$ $ESP \leftarrow ESP + 4$	Operand must be a DWORD register or memory location.
PUSHF	$ESP \leftarrow ESP - 4$ $[ESP] \leftarrow EFLAGS$	Push flags.
POPF	$EFLAGS \leftarrow [ESP]$ $ESP \leftarrow ESP + 4$	Pop flags.

Condition Codes

<i>Suffix</i>	<i>Meaning</i>	<i>Flag Interpretation</i>	<i>Notes</i>
O	<i>Overflow</i>	OF==1	
NO	<i>No Overflow</i>	OF==0	
S	<i>Sign</i>	SF==1	
NS	<i>Not Sign</i>	SF==0	
P	<i>Parity</i>	PF==1	
PE	<i>Parity Even</i>		
NP	<i>Not Parity</i>	PF==0	
PO	<i>Parity Odd</i>		
Z	<i>Zero</i>	ZF==1	
E	<i>Equal</i>		
NZ	<i>Not Zero</i>	ZF==0	
NE	<i>Not Equal</i>		
C	<i>Carry</i>	CF==1	Used for UNSIGNED comparisons.
B	<i>Below</i>		
NAE	<i>Not Above nor Equal</i>		
NC	<i>No Carry</i>	CF==0	
NB	<i>Not Below</i>		
AE	<i>Above or Equal</i>		
BE	<i>Below or Equal</i>	CF==1 ZF==1	
NA	<i>Not Above</i>		
A	<i>Above</i>	CF==0 && ZF==0	
NBE	<i>Not Below nor Equal</i>		
L	<i>Less</i>	SF!=OF	Used for SIGNED comparisons.
NGE	<i>Not Greater nor Equal</i>		
GE	<i>Greater or Equal</i>	SF==OF	
NL	<i>Not Less</i>		
LE	<i>Less or Equal</i>	ZF==1 SF!=OF	
NG	<i>Not Greater</i>		
G	<i>Greater</i>	ZF==0 && SF==OF	
NLE	<i>Not Less nor Equal</i>		

Conditional Data Transfers

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
<i>CMOVcc dest, orig</i>	if (<i>cc</i>) { <i>dest</i> ← <i>orig</i> }	<i>cc</i> is any of the condition codes. Operands must be the same size (WORD or DWORD). <i>dest</i> must be a register. <i>orig</i> may be a register or memory location.
<i>SETcc dest</i>	if (<i>cc</i>) { <i>dest</i> ← 0x01 } else { <i>dest</i> ← 0x00 }	<i>cc</i> is any of the condition codes. <i>dest</i> must be a BYTE register or memory location.

Flow Control

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
<i>JMP dest</i>	$EIP \leftarrow dest$	Unconditional jump. <i>dest</i> may be a DWORD register, memory location or immediate value (typically a label).
<i>Jcc dest</i>	if (<i>cc</i>) { $EIP \leftarrow EIP + dest$ }	Conditional short jump. <i>cc</i> is any of the condition codes. <i>dest</i> must be an immediate value (typically a label) within a signed 8-bit range (-128 to 127).
<i>Jcc NEAR dest</i>	if (<i>cc</i>) { $EIP \leftarrow EIP + dest$ }	Conditional near jump. <i>cc</i> is any of the condition codes. <i>dest</i> must be an immediate value (typically a label) within a signed 32-bit range.
<i>CALL dest</i>	$ESP \leftarrow ESP - 4$ $[ESP] \leftarrow EIP$ $EIP \leftarrow dest$	Call subroutine. <i>dest</i> may be a DWORD register, memory location or immediate value (typically a label).
<i>RET</i>	$EIP \leftarrow [ESP]$ $ESP \leftarrow ESP + 4$	Return from subroutine.

Carry Flag

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
<i>CLC</i>	$CF \leftarrow 0$	Clear carry.
<i>STC</i>	$CF \leftarrow 1$	Set carry.
<i>CMC</i>	$CF \leftarrow \sim CF$	Complement carry.

Addition

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
ADD <i>dest, orig</i>	$dest \leftarrow dest + orig$	Same restrictions as MOV instruction. Modified flags: OF SF ZF AF PF CF
ADC <i>dest, orig</i>	$dest \leftarrow dest + orig + CF$	Add with carry. Same restrictions as MOV instruction. Modified flags: OF SF ZF AF PF CF
INC <i>dest</i>	$dest \leftarrow dest + 1$	Increment. <i>dest</i> may be a BYTE, WORD or DWORD register or memory location. Modified flags: OF SF ZF AF PF

Subtraction

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
SUB <i>dest, orig</i>	$dest \leftarrow dest - orig$	Subtract. Same restrictions as MOV instruction. Modified flags: OF SF ZF AF PF CF
SBB <i>dest, orig</i>	$dest \leftarrow dest - orig - CF$	Subtract with borrow. Same restrictions as MOV instruction. Modified flags: OF SF ZF AF PF CF
DEC <i>dest</i>	$dest \leftarrow dest - 1$	Decrement. Same restrictions as INC instruction. Modified flags: OF SF ZF AF PF
NEG <i>dest</i>	$dest \leftarrow -dest$	Two's complement. Same restrictions as INC instruction. Sets CF, unless <i>dest</i> is zero, in which case CF is cleared. Modified flags: OF SF ZF AF PF CF
CMP <i>op1, op2</i>	IGNORE $\leftarrow op1 - op2$	Compare. Same restrictions as MOV instruction. Modified flags: OF SF ZF AF PF CF

Multiplication

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
<i>MUL orig</i>	if (size(<i>orig</i>)== 8) { $AX \leftarrow AL \times orig$ } else if (size(<i>orig</i>)==16) { $DX:AX \leftarrow AX \times orig$ } else if (size(<i>orig</i>)==32) { $EDX:EAX \leftarrow EAX \times orig$ }	Used for UNSIGNED multiplications. <i>orig</i> may be a BYTE, WORD or DWORD register or memory location.
<i>IMUL orig</i>	if (size(<i>orig</i>)== 8) { $AX \leftarrow AL \times orig$ } else if (size(<i>orig</i>)==16) { $DX:AX \leftarrow AX \times orig$ } else if (size(<i>orig</i>)==32) { $EDX:EAX \leftarrow EAX \times orig$ }	Used for SIGNED multiplications. <i>orig</i> may be a BYTE, WORD or DWORD register or memory location.
<i>IMUL dest, orig</i>	$dest \leftarrow dest \times orig$	Operands must be the same size (WORD or DWORD). <i>dest</i> must be a register. <i>orig</i> may be a register, memory location or immediate value.
<i>IMUL dest, orig, const</i>	$dest \leftarrow orig \times const$	Operands must be the same size (WORD or DWORD). <i>dest</i> must be a register. <i>orig</i> may be a register or memory location. <i>const</i> must be an immediate value.

Division

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
<i>DIV orig</i>	<pre> if (size(orig)== 8) { AL ← AX / orig AH ← AX % orig } else if (size(orig)==16) { AX ← DX:AX / orig DX ← DX:AX % orig } else if (size(orig)==32) { EAX ← EDX:EAX / orig EDX ← EDX:EAX % orig } </pre>	<p>Used for UNSIGNED divisions. Produces an exception (INT 0) if divide by zero or if quotient doesn't fit.</p>
<i>IDIV orig</i>	<pre> if (size(orig)== 8) { AL ← AX / orig AH ← AX % orig } else if (size(orig)==16) { AX ← DX:AX / orig DX ← DX:AX % orig } else if (size(orig)==32) { EAX ← EDX:EAX / orig EDX ← EDX:EAX % orig } </pre>	<p>Used for SIGNED divisions. Produces an exception (INT 0) if divide by zero or if quotient doesn't fit.</p>




Data Extensions

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
<i>CBW</i>	$AX \leftarrow \text{SignExtend}(AL)$	Convert byte to word.
<i>CWD</i>	$DX:AX \leftarrow \text{SignExtend}(AX)$	Convert word to dword.
<i>CDQ</i>	$EDX:EAX \leftarrow \text{SignExtend}(EAX)$	Convert dword to qword.
<i>MOVSX dest, orig</i>	$dest \leftarrow \text{SignExtend}(orig)$	Move with sign extend. <i>dest</i> must be a WORD or DWORD register. <i>orig</i> may be a BYTE or WORD register or memory location. <i>dest</i> must be larger than <i>orig</i> .
<i>MOVZX dest, orig</i>	$dest \leftarrow \text{ZeroExtend}(orig)$	Move with zero extend. Same restrictions as MOVSX instruction.





Logical

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>															
AND <i>dest, orig</i>	$dest \leftarrow dest \& orig$ <table border="1" style="margin: 5px auto;"> <thead> <tr> <th>X</th> <th>Y</th> <th>X & Y</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	X	Y	X & Y	0	0	0	0	1	0	1	0	0	1	1	1	Same restrictions as MOV instruction. Modified flags: SF ZF PF CF←0 OF←0
X	Y	X & Y															
0	0	0															
0	1	0															
1	0	0															
1	1	1															
OR <i>dest, orig</i>	$dest \leftarrow dest orig$ <table border="1" style="margin: 5px auto;"> <thead> <tr> <th>X</th> <th>Y</th> <th>X Y</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	X	Y	X Y	0	0	0	0	1	1	1	0	1	1	1	1	Same restrictions as MOV instruction. Modified flags: SF ZF PF CF←0 OF←0
X	Y	X Y															
0	0	0															
0	1	1															
1	0	1															
1	1	1															
XOR <i>dest, orig</i>	$dest \leftarrow dest \wedge orig$ <table border="1" style="margin: 5px auto;"> <thead> <tr> <th>X</th> <th>Y</th> <th>X ^ Y</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	X	Y	X ^ Y	0	0	0	0	1	1	1	0	1	1	1	0	Exclusive OR. Same restrictions as MOV instruction. Modified flags: SF ZF PF CF←0 OF←0
X	Y	X ^ Y															
0	0	0															
0	1	1															
1	0	1															
1	1	0															
NOT <i>dest</i>	$dest \leftarrow \sim dest$ <table border="1" style="margin: 5px auto;"> <thead> <tr> <th>X</th> <th>~X</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> </tr> </tbody> </table>	X	~X	0	1	1	0	One's complement. Same restrictions as INC instruction. Modified flags: SF ZF PF CF←0 OF←0									
X	~X																
0	1																
1	0																
TEST <i>dest, orig</i>	$IGNORE \leftarrow dest \& orig$	Same restrictions as MOV instruction. Modified flags: SF ZF PF CF←0 OF←0															

Shift

Instruction	Operation	Notes
SHL <i>dest, count</i>		Shift left. <i>dest</i> may be a BYTE, WORD or DWORD register or memory location. <i>count</i> may be CL or an immediate value. Modified flags: SF ZF PF CF
SHR <i>dest, count</i>		Shift right. Same restrictions as SHL instruction. Modified flags: SF ZF PF CF
SAR <i>dest, count</i>		Shift arithmetic right. Same restrictions as SHL instruction. Modified flags: SF ZF PF CF

Rotate

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
ROL <i>dest, count</i>		Rotate left. Same restrictions as SHL instruction. Modified flags: SF ZF PF CF
ROR <i>dest, count</i>		Rotate right. Same restrictions as SHL instruction. Modified flags: SF ZF PF CF
RCL <i>dest, count</i>		Rotate through carry left. Same restrictions as SHL instruction. Modified flags: SF ZF PF CF
RCR <i>dest, count</i>		Rotate through carry right. Same restrictions as SHL instruction. Modified flags: SF ZF PF CF

Floating Point Operations

Real Transfers

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
FLD <i>mem</i>	push(<i>mem</i>)	<i>mem</i> must be a DWORD, QWORD or TWORD memory location.
FLD ST <i>n</i>	push(ST <i>n</i>)	
FST <i>mem</i>	mem ← ST0	<i>mem</i> must be a DWORD or QWORD memory location.
FST ST <i>n</i>	ST <i>n</i> ← ST0	
FSTP <i>mem</i>	mem ← pop()	<i>mem</i> must be a DWORD, QWORD or TWORD memory location.
FSTP ST <i>n</i>	ST <i>n</i> ← pop()	
FXCH	temp ← ST0 ST0 ← ST1 ST1 ← temp	
FXCH ST <i>n</i>	temp ← ST0 ST0 ← ST <i>n</i> ST <i>n</i> ← temp	

Integer Transfers

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
FILD <i>mem</i>	push(<i>mem</i>)	<i>mem</i> must be a WORD, DWORD or QWORD memory location.
FIST <i>mem</i>	mem ← ST0	<i>mem</i> must be a WORD or DWORD memory location.
FISTP <i>mem</i>	mem ← pop()	<i>mem</i> must be a WORD, DWORD or QWORD memory location.

Packed BCD Transfers

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
FBLD <i>mem</i>	push(<i>mem</i>)	<i>mem</i> must be a TWORD memory location.
FBSTP <i>mem</i>	mem ← pop()	<i>mem</i> must be a TWORD memory location.

Loading Constants

<i>Instruction</i>	<i>Operation</i>
FLDZ	push(+0.0)
FLD1	push(1.0)
FLDPI	push(π)
FLDL2E	push($\log_2 e$)
FLDL2T	push($\log_2 10$)
FLDLG2	push($\log_{10} 2$)
FLDLN2	push($\log_e 2$)

Addition

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
FADD $STn, ST0$	$STn \leftarrow STn + ST0$	
FADD $ST0, STn$	$ST0 \leftarrow ST0 + STn$	
FADD <i>mem</i>	$ST0 \leftarrow ST0 + mem$	<i>mem</i> must be a real DWORD or QWORD memory location.
FADDP $STn, ST0$	$STn \leftarrow STn + ST0$ pop()	
FIADD <i>mem</i>	$ST0 \leftarrow ST0 + mem$	<i>mem</i> must be an integer WORD or DWORD memory location.

Normal Subtraction

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
FSUB $STn, ST0$	$STn \leftarrow STn - ST0$	
FSUB $ST0, STn$	$ST0 \leftarrow ST0 - STn$	
FSUB <i>mem</i>	$ST0 \leftarrow ST0 - mem$	<i>mem</i> must be a real DWORD or QWORD memory location.
FSUBP $STn, ST0$	$STn \leftarrow STn - ST0$ pop()	
FISUB <i>mem</i>	$ST0 \leftarrow ST0 - mem$	<i>mem</i> must be an integer WORD or DWORD memory location.

Reversed Subtraction

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
FSUBR $STn, ST0$	$STn \leftarrow ST0 - STn$	
FSUBR $ST0, STn$	$ST0 \leftarrow STn - ST0$	
FSUBR <i>mem</i>	$ST0 \leftarrow mem - ST0$	<i>mem</i> must be a real DWORD or QWORD memory location.
FSUBRP $STn, ST0$	$STn \leftarrow ST0 - STn$ pop()	
FISUBR <i>mem</i>	$ST0 \leftarrow mem - ST0$	<i>mem</i> must be an integer WORD or DWORD memory location.

Multiplication

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
FMUL $STn, ST0$	$STn \leftarrow STn \times ST0$	
FMUL $ST0, STn$	$ST0 \leftarrow ST0 \times STn$	
FMUL <i>mem</i>	$ST0 \leftarrow ST0 \times mem$	<i>mem</i> must be a real DWORD or QWORD memory location.
FMULP $STn, ST0$	$STn \leftarrow STn \times ST0$ pop()	
FIMUL <i>mem</i>	$ST0 \leftarrow ST0 \times mem$	<i>mem</i> must be an integer WORD or DWORD memory location.

Normal Division

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
FDIV $STn, ST0$	$STn \leftarrow STn \div ST0$	
FDIV $ST0, STn$	$ST0 \leftarrow ST0 \div STn$	
FDIV <i>mem</i>	$ST0 \leftarrow ST0 \div mem$	<i>mem</i> must be a real DWORD or QWORD memory location.
FDIVP $STn, ST0$	$STn \leftarrow STn \div ST0$ pop()	
FIDIV <i>mem</i>	$ST0 \leftarrow ST0 \div mem$	<i>mem</i> must be an integer WORD or DWORD memory location.

Reversed Division

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
FDIVR ST <i>n</i> , ST0	ST <i>n</i> ← ST0 ÷ ST <i>n</i>	
FDIVR ST0, ST <i>n</i>	ST0 ← ST <i>n</i> ÷ ST0	
FDIVR <i>mem</i>	ST0 ← <i>mem</i> ÷ ST0	<i>mem</i> must be a real DWORD or QWORD memory location.
FDIVRP ST <i>n</i> , ST0	ST <i>n</i> ← ST0 ÷ ST <i>n</i> pop()	
FIDIVR <i>mem</i>	ST0 ← <i>mem</i> ÷ ST0	<i>mem</i> must be an integer WORD or DWORD memory location.

Transcendental

All trigonometric operations work with radians.

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
F2XM1 FYL2X	x ← pop() push(2 ^x - 1) x ← pop() y ← pop() push(y × log ₂ (x))	It must be true that: -0.5 ≤ x ≤ +0.5
FYL2XP1	x ← pop() y ← pop() push(y × log ₂ (x + 1))	It must be true that: $-1 + \frac{\sqrt{2}}{2} \leq x \leq 1 - \frac{\sqrt{2}}{2}$
FPTAN	x ← pop() push(tan(x)) push(1.0)	Computes partial tangent. It must be true that: 0 ≤ x < π × 2 ⁶²
FPATAN	x ← pop() y ← pop() push(arctan(y / x))	Computes the partial arctangent.
FSIN	ST0 ← sin(ST0)	Computes sine.
FCOS	ST0 ← cos(ST0)	Computes cosine.
FSINCOS	x ← pop() push(sin(x)) push(cos(x))	Computes sine and cosine.

Comparisons

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
FCOMI ST0, STn	compare(ST0, STn)	Modifies ZF, PF and CF (see table).
FCOMIP ST0, STn	compare(ST0, STn) pop()	Modifies ZF, PF and CF (see table).
FCMOVB ST0, STn	if(below) ST0 ← STn endif	Must be executed after FCOMI or FCOMIP.
FCMOVBE ST0, STn	if(below or equal) ST0 ← STn endif	Must be executed after FCOMI or FCOMIP.
FCMOVE ST0, STn	if(equal) ST0 ← STn endif	Must be executed after FCOMI or FCOMIP.
FCMOVNB ST0, STn	if(not below) ST0 ← STn endif	Must be executed after FCOMI or FCOMIP.
FCMOVNBE ST0, STn	if(not below nor equal) ST0 ← STn endif	Must be executed after FCOMI or FCOMIP.
FCMOVNE ST0, STn	if(not equal) ST0 ← STn endif	Must be executed after FCOMI or FCOMIP.
FCMOVNU ST0, STn	if(not unordered) ST0 ← STn endif	Must be executed after FCOMI or FCOMIP.
FCMOVU ST0, STn	if(unordered) ST0 ← STn endif	Must be executed after FCOMI or FCOMIP.

Compare Table

compare(x, y)	ZF	PF	CF
x > y	0	0	0
x < y	0	0	1
x = y	1	0	0
Not Comparable	1	1	1

Miscellaneous

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
FINIT	Resets the FPU to its default state.	Empties the FPU register stack.
FABS	if(ST0 < 0) ST0 ← -ST0 endif	Computes the absolute value.
FCHS	ST0 ← -ST0	Change sign.
FRNDINT	ST0 ← round(ST0)	Rounds ST0 to an integer.
FSQRT	ST0 ← $\sqrt{ST0}$	Computes square root.
FPREM	ST0 ← remainder(ST0 ÷ ST1)	Computes partial remainder of ST0 divided by ST1 using repeated subtractions.
FSCALE FXTRACT	ST0 ← ST0 × 2 ^{int(ST1)} temp ← pop() push(exponent(temp)) push(mantisa(temp))	Scales by powers of two. Breaks a number down into exponent and mantissa.

MMX Operations

Empty MMX State

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
EMMS	Empty MMX state.	Should be used at the end of a sequence of MMX instructions in order to allow subsequent FPU instructions.

Data Transfers






<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
MOVD <i>dest, orig</i>	$dest \leftarrow orig$	Copies the low 32 bits of <i>orig</i> into <i>dest</i> . One of <i>dest</i> or <i>orig</i> must be a QWORD register. The other one may be a DWORD register or memory location. If <i>dest</i> is a QWORD register, its top 32 bits are set to zero.
MOVQ <i>dest, orig</i>	$dest \leftarrow orig$	At least one of <i>dest</i> or <i>orig</i> must be a QWORD register. The other one may be another QWORD register or memory location.

Data Range Limits for Saturation

<i>Data Type</i>	<i>Lower Limit</i>		<i>Upper Limit</i>	
	<i>decimal</i>	<i>hexadecimal</i>	<i>decimal</i>	<i>hexadecimal</i>
SIGNED BYTE	-128	0x80	127	0x7F
SIGNED WORD	-32,768	0x8000	32,767	0x7FFF
UNSIGNED BYTE	0	0x00	255	0xFF
UNSIGNED WORD	0	0x0000	65,535	0xFFFF

General MMX instruction restrictions: *dest* must be a QWORD register. *orig* may be a QWORD register or memory location.

Addition

Instruction	Operation	Notes
<p><i>PADDB dest, orig</i></p>		<p>Packed truncated byte addition.</p>
<p><i>PADDW dest, orig</i></p>		<p>Packed truncated word addition.</p>
<p><i>PADDD dest, orig</i></p>		<p>Packed truncated dword addition.</p>
<p><i>PADDSB dest, orig</i></p>		<p>Packed signed saturated byte addition.</p>
<p><i>PADDSW dest, orig</i></p>		<p>Packed signed saturated word addition.</p>

Addition (continued)

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
PADDUSB <i>dest, orig</i>		Packed unsigned saturated byte addition.
PADDUSW <i>dest, orig</i>		Packed unsigned saturated word addition.

Subtraction

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
PSUBBB <i>dest, orig</i>		Packed truncated byte subtraction.
PSUBBW <i>dest, orig</i>		Packed truncated word subtraction.
PSUBD <i>dest, orig</i>		Packed truncated dword subtraction.

Subtraction (continued)

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
PSUBSB <i>dest, orig</i>		Packed signed saturated byte subtraction.
PSUBSW <i>dest, orig</i>		Packed signed saturated word subtraction.
PSUBUSB <i>dest, orig</i>		Packed unsigned saturated byte subtraction.
PSUBUSW <i>dest, orig</i>		Packed unsigned saturated word subtraction.

Multiplication

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
PMULLW <i>dest, orig</i>		Packed signed multiply low word.
PMULHW <i>dest, orig</i>		Packed signed multiply high word.







Multiplication and Addition

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
PMADDWD <i>dest</i> , <i>orig</i>		Packed signed multiply and add.

Logical

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
PAND <i>dest</i> , <i>orig</i>		Bitwise qword AND.
POR <i>dest</i> , <i>orig</i>		Bitwise qword OR.
PXOR <i>dest</i> , <i>orig</i>		Bitwise qword XOR.
PANDN <i>dest</i> , <i>orig</i>		Bitwise qword AND/NOT.

Shift Logical

Instruction	Operation	Notes
PSLLW <i>dest, orig</i>		Packed word logical shift left. <i>orig</i> may also be an immediate value.
PSLLD <i>dest, orig</i>		Packed dword logical shift left. <i>orig</i> may also be an immediate value.
PSLLQ <i>dest, orig</i>		Packed qword logical shift left. <i>orig</i> may also be an immediate value.
PSRLW <i>dest, orig</i>		Packed word logical (unsigned) shift right. <i>orig</i> may also be an immediate value.
PSRLD <i>dest, orig</i>		Packed dword logical (unsigned) shift right. <i>orig</i> may also be an immediate value.
PSRLQ <i>dest, orig</i>		Packed qword logical (unsigned) shift right. <i>orig</i> may also be an immediate value.

Shift Arithmetic

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
PSRAW <i>dest, orig</i>		Packed word arithmetic (signed) shift right. <i>orig</i> may also be an immediate value.
PSRAD <i>dest, orig</i>		Packed dword arithmetic (signed) shift right. <i>orig</i> may also be an immediate value.

Compare Equal

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
PCMPEQB <i>dest, orig</i>		Packed compare for equal bytes. For each resulting byte: All ones if true, all zeros if false.
PCMPEQW <i>dest, orig</i>		Packed compare for equal words. For each resulting word: All ones if true, all zeros if false.
PCMPEQD <i>dest, orig</i>		Packed compare for equal dwords. For each resulting dword: All ones if true, all zeros if false.







Compare Greater Than

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
PCMPGTB <i>dest</i> , <i>orig</i>		Packed compare for greater than bytes. For each resulting byte: All ones if true, all zeros if false.
PCMPGTW <i>dest</i> , <i>orig</i>		Packed compare for greater than words. For each resulting word: All ones if true, all zeros if false.
PCMPGTD <i>dest</i> , <i>orig</i>		Packed compare for greater than dwords. For each resulting dword: All ones if true, all zeros if false.



Pack

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
PACKSSWB <i>dest</i> , <i>orig</i>		Pack words into bytes with signed saturation.
PACKSSDW <i>dest</i> , <i>orig</i>		Pack dwords into words with signed saturation.
PACKUSWB <i>dest</i> , <i>orig</i>		Pack words into bytes with unsigned saturation.



Unpack

Instruction	Operation	Notes
PUNPCKLBW <i>dest, orig</i>		Unpack low packed bytes.
PUNPCKLWD <i>dest, orig</i>		Unpack low packed words.
PUNPCKLDQ <i>dest, orig</i>		Unpack low packed dwords.
PUNPCKHBW <i>dest, orig</i>		Unpack high packed bytes.
PUNPCKHWD <i>dest, orig</i>		Unpack high packed words.
PUNPCKHDQ <i>dest, orig</i>		Unpack high packed dwords.

Average

Instruction	Operation	Notes
PAVGB <i>dest, orig</i>	 <p>The diagram shows the operation for PAVGB. It starts with a destination register (dest) and an original register (orig), both containing 8 bytes. Above the orig register, there are eight plus signs (+) indicating that each byte is added to itself. Below the orig register, there are eight division-by-two symbols (, 2) indicating that the result of each addition is divided by two. The final result is stored in the dest register.</p>	Packed unsigned byte average with rounding (0.5 \uparrow).
PAVGW <i>dest, orig</i>	 <p>The diagram shows the operation for PAVGW. It starts with a destination register (dest) and an original register (orig), both containing 4 words. Above the orig register, there are four plus signs (+) indicating that each word is added to itself. Below the orig register, there are four division-by-two symbols (, 2) indicating that the result of each addition is divided by two. The final result is stored in the dest register.</p>	Packed unsigned word average with rounding (0.5 \uparrow).

Maximum

Instruction	Operation	Notes
PMAXUB <i>dest, orig</i>	 <p>The diagram shows the operation for PMAXUB. It starts with a destination register (dest) and an original register (orig), both containing 8 bytes. Above each byte in the orig register, the word 'max' is written, indicating that the maximum value of each byte is taken. The final result is stored in the dest register.</p>	Maximum of packed unsigned bytes.
PMAXSW <i>dest, orig</i>	 <p>The diagram shows the operation for PMAXSW. It starts with a destination register (dest) and an original register (orig), both containing 4 words. Above each word in the orig register, the word 'max' is written, indicating that the maximum value of each word is taken. The final result is stored in the dest register.</p>	Maximum of packed signed words.

Minimum


<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
PMINUB <i>dest, orig</i>		Minimum of packed unsigned bytes.
PMINSW <i>dest, orig</i>		Minimum of packed signed words.

Absolute Difference Addition

<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
PSADBW <i>dest, orig</i>		Computes the absolute differences of the packed unsigned bytes. Differences are then summed to produce an unsigned word result.













SSE Operations

Data Transfers




<i>Instruction</i>	<i>Operation</i>	<i>Notes</i>
MOVUPS <i>dest, orig</i>	$dest \leftarrow orig$	Copies the packed single precision floating-point values of <i>orig</i> into <i>dest</i> . One of <i>dest</i> or <i>orig</i> must be a XMM register. The other one may be a XMM register or a 128-bit memory location.
MOVSS <i>dest, orig</i>	 <p>The diagram illustrates the MOVSS instruction. It shows two horizontal registers, 'orig' and 'dest', each divided into four 32-bit segments. An arrow points from the rightmost (least significant) 32-bit segment of the 'orig' register to the rightmost 32-bit segment of the 'dest' register, indicating that only the least significant single precision floating-point value is copied.</p>	Copies the least significant single precision floating-point value of <i>orig</i> into <i>dest</i> . One of <i>dest</i> or <i>orig</i> must be a XMM register. The other one may be a XMM register or a 32-bit memory location.

General SSE instruction restrictions: *dest* must be a XMM register. *orig* may be a XMM register or a 128-bit memory location.

Basic Arithmetic Instructions




Instruction	Operation	Notes
<p><i>ADDPS dest, orig</i></p>	<p><i>dest</i> </p> <p style="text-align: center;">+ + + +</p> <p><i>orig</i> </p> <p style="text-align: center;">= = = =</p> <p><i>dest</i> </p>	<p>Add packed single precision floating-point values.</p>
<p><i>SUBPS dest, orig</i></p>	<p><i>dest</i> </p> <p style="text-align: center;">- - - -</p> <p><i>orig</i> </p> <p style="text-align: center;">= = = =</p> <p><i>dest</i> </p>	<p>Subtract packed single precision floating-point values.</p>
<p><i>MULPS dest, orig</i></p>	<p><i>dest</i> </p> <p style="text-align: center;">* * * *</p> <p><i>orig</i> </p> <p style="text-align: center;">= = = =</p> <p><i>dest</i> </p>	<p>Multiply packed single precision floating-point values.</p>
<p><i>DIVPS dest, orig</i></p>	<p><i>dest</i> </p> <p style="text-align: center;">/ / / /</p> <p><i>orig</i> </p> <p style="text-align: center;">= = = =</p> <p><i>dest</i> </p>	<p>Divide packed single precision floating-point values.</p>

Reciprocal and Square Root Instructions

<p>RCPPS <i>dest, orig</i></p>		<p>Compute the approximate reciprocals of packed single precision floating-point values.</p>
<p>SQRTPS <i>dest, orig</i></p>		<p>Compute the square root of packed single precision floating-point values.</p>
<p>RSQRTPS <i>dest, orig</i></p>		<p>Compute the approximate reciprocals of the square root of packed single precision floating-point values.</p>

Shuffle Instruction

SHUFPS *dest*,
orig, *select*



select		action
bit 1	bit 0	
0	0	$dest[0] = dest[0]$
0	1	$dest[0] = dest[1]$
1	0	$dest[0] = dest[2]$
1	1	$dest[0] = dest[3]$

select		action
bit 3	bit 2	
0	0	$dest[1] = dest[0]$
0	1	$dest[1] = dest[1]$
1	0	$dest[1] = dest[2]$
1	1	$dest[1] = dest[3]$

select		action
bit 5	bit 4	
0	0	$dest[2] = orig[0]$
0	1	$dest[2] = orig[1]$
1	0	$dest[2] = orig[2]$
1	1	$dest[2] = orig[3]$

select		action
bit 7	bit 6	
0	0	$dest[3] = orig[0]$
0	1	$dest[3] = orig[1]$
1	0	$dest[3] = orig[2]$
1	1	$dest[3] = orig[3]$

Shuffle packed single precision floating-point values. *select* must be an 8-bit immediate value.

SSE2 Operations

All 64-bit MMX instructions have a counterpart with exactly the same name in the 128-bit SSE2 instruction set. The only difference at the assembly language level is that the MMX instructions use 64-bit registers (MM0 ... MM7) while SSE2 instructions use 128-bit registers (XMM0 ... XMM7). For example, the following MMX code:

```
paddusb mm0, mm1
```

adds 8 unsigned packed bytes using saturated arithmetic. Its SSE2 counterpart would be:

```
paddusb xmm0, xmm1
```

which adds 16 unsigned packed bytes, also using saturated arithmetic.

The following tables describe some integer instructions that are part of the SSE2 instruction set but do not exist in the MMX instruction set or that have an extended functionality.

Data Transfers

<i>Instruction</i>	<i>Notes</i>
MOVD <i>dest, orig</i>	<p>Move Doubleword. Copies a doubleword from the <i>orig</i> operand to the <i>dest</i> operand. The <i>orig</i> and <i>dest</i> operands can be general-purpose registers (EAX, EBX, etc.), MMX registers, XMM registers, or 32-bit memory locations. This instruction can be used to move a doubleword to and from the low doubleword of an MMX register and a general-purpose register or a 32-bit memory location, or to and from the low doubleword of an XMM register and a general-purpose register or a 32-bit memory location. The instruction cannot be used to transfer data between MMX registers, between XMM registers, between general-purpose registers, or between memory locations.</p> <p>When the <i>dest</i> operand is an MMX register, the <i>orig</i> operand is written to the low doubleword of the register, and the register is zero-extended to 64 bits. When the <i>dest</i> operand is an XMM register, the <i>orig</i> operand is written to the low doubleword of the register, and the register is zero-extended to 128 bits.</p>

MOVQ <i>dest, orig</i>	<p>Move Quadword. Copies a quadword from the <i>orig</i> operand (second operand) to the <i>dest</i> operand. The source and destination operands can be MMX registers, XMM registers, or 64-bit memory locations. This instruction can be used to move a quadword between two MMX registers or between an MMX register and a 64-bit memory location, or to move data between two XMM registers or between an XMM register and a 64-bit memory location. The instruction cannot be used to transfer data between memory locations.</p> <p>When the source operand is an XMM register, the low quadword is moved; when the destination operand is an XMM register, the quadword is stored to the low quadword of the register, and the high quadword is cleared to all 0s.</p>
MOVDQU <i>dest, orig</i>	<p>Move Unaligned Double Quadword. Moves a double quadword from the <i>orig</i> operand to the <i>dest</i> operand. This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers. When the source or destination operand is a memory operand, the operand may be unaligned on a 16-byte boundary without causing a general-protection exception (#GP) to be generated.</p>
MOVDQ2Q <i>dest, orig</i>	<p>Move Quadword from XMM to MMX Register. Moves the low quadword from the <i>orig</i> operand to the <i>dest</i> operand. The <i>orig</i> operand is an XMM register and the <i>dest</i> operand is an MMX register.</p>
MOVQ2DQ <i>dest, orig</i>	<p>Move Quadword from MMX to XMM Register. Moves the quadword from the <i>orig</i> operand to the low quadword of the <i>dest</i> operand. The <i>orig</i> operand is an MMX register and the <i>dest</i> operand is an XMM register. The high quadword of <i>dest</i> is cleared to all 0s.</p>

Shift Logical

<i>Instruction</i>	<i>Notes</i>
PSLLDQ <i>dest, count</i>	Shift Double Quadword Left Logical. Shifts the <i>dest</i> operand to the left by the number of bytes (not bits) specified in the <i>count</i> operand. The empty low-order bytes are cleared (set to all 0s). If the value specified by the <i>count</i> operand is greater than 15, the <i>dest</i> operand is set to all 0s. The <i>dest</i> operand is an XMM register. The <i>count</i> operand is an 8-bit immediate.
PSRLDQ <i>dest, count</i>	Shift Double Quadword Right Logical. Shifts the <i>dest</i> operand to the right by the number of bytes (not bits) specified in the <i>count</i> operand. The empty high-order bytes are cleared (set to all 0s). If the value specified by the <i>count</i> operand is greater than 15, the <i>dest</i> operand is set to all 0s. The <i>dest</i> operand is an XMM register. The <i>count</i> operand is an 8-bit immediate.

NASM Specifics

Segments

<i>Directive</i>	<i>Notes</i>
SECTION .data	States the beginning of the initialized data segment.
SECTION .bss	States the beginning of the uninitialized data segment.
SECTION .text	States the beginning of the segment that contains the program's executable instructions.

Symbol Exporting and Importing

<i>Directive</i>	<i>Notes</i>
GLOBAL <i>symbol</i>	Export <i>symbol</i> to linker and external modules.
EXTERN <i>symbol</i>	Import <i>symbol</i> defined in an external module.

Declaring Initialized Data

<i>Pseudo-Instruction</i>	<i>Notes</i>	<i>Size (bits)</i>
<i>symbol</i> DB <i>value</i>	Define byte	8
<i>symbol</i> DW <i>value</i>	Define word	16
<i>symbol</i> DD <i>value</i>	Define dword	32
<i>symbol</i> DQ <i>value</i>	Define qword	64
<i>symbol</i> DT <i>value</i>	Define tword	80

Declaring Uninitialized Data

<i>Pseudo-Instruction</i>	<i>Notes</i>	<i>Size (bits)</i>
<i>symbol</i> RESB <i>num</i>	Reserve <i>num</i> bytes	8
<i>symbol</i> RESW <i>num</i>	Reserve <i>num</i> words	16
<i>symbol</i> RESD <i>num</i>	Reserve <i>num</i> dwords	32
<i>symbol</i> RESQ <i>num</i>	Reserve <i>num</i> qwords	64
<i>symbol</i> REST <i>num</i>	Reserve <i>num</i> twords	80

Defining Constants

<i>Pseudo-Instruction</i>	<i>Notes</i>
<i>symbol</i> EQU <i>value</i>	Defines <i>symbol</i> to a given constant value.

Expressions

Listed in increasing order of precedence.

<i>Operator</i>	<i>Notes</i>
	OR
^	XOR
&	AND
<< >>	Shift left and shift right
+ -	Binary addition and subtraction
* / // % %%	Multiplication, unsigned division, signed division, unsigned modulo, signed modulo
+ - ~	Unary plus, minus and negate
\$	Evaluates to the assembly position at the beginning of the line containing the expression

ASCII Codes

Character	ASCII	
	Dec	Hex
NUL	0	0x00
SOH	1	0x01
STX	2	0x02
ETX	3	0x03
EOT	4	0x04
ENQ	5	0x05
ACK	6	0x06
BEL	7	0x07
BS	8	0x08
HT	9	0x09
LF	10	0x0A
VT	11	0x0B
FF	12	0x0C
CR	13	0x0D
SO	14	0x0E
SI	15	0x0F
DLE	16	0x10
DC1	17	0x11
DC2	18	0x12
DC3	19	0x13
DC4	20	0x14
NAK	21	0x15
SYN	22	0x16
ETB	23	0x17
CAN	24	0x18
EM	25	0x19
SUB	26	0x1A
ESC	27	0x1B
FS	28	0x1C
GS	29	0x1D
RS	30	0x1E
US	31	0x1F
SP	32	0x20
!	33	0x21
"	34	0x22
#	35	0x23
\$	36	0x24
%	37	0x25
&	38	0x26
'	39	0x27

Character	ASCII	
	Dec	Hex
(40	0x28
)	41	0x29
*	42	0x2A
+	43	0x2B
,	44	0x2C
-	45	0x2D
.	46	0x2E
/	47	0x2F
0	48	0x30
1	49	0x31
2	50	0x32
3	51	0x33
4	52	0x34
5	53	0x35
6	54	0x36
7	55	0x37
8	56	0x38
9	57	0x39
:	58	0x3A
;	59	0x3B
<	60	0x3C
=	61	0x3D
>	62	0x3E
?	63	0x3F
@	64	0x40
A	65	0x41
B	66	0x42
C	67	0x43
D	68	0x44
E	69	0x45
F	70	0x46
G	71	0x47
H	72	0x48
I	73	0x49
J	74	0x4A
K	75	0x4B
L	76	0x4C
M	77	0x4D
N	78	0x4E
O	79	0x4F

Character	ASCII	
	Dec	Hex
P	80	0x50
Q	81	0x51
R	82	0x52
S	83	0x53
T	84	0x54
U	85	0x55
V	86	0x56
W	87	0x57
X	88	0x58
Y	89	0x59
Z	90	0x5A
[91	0x5B
\	92	0x5C
]	93	0x5D
^	94	0x5E
_	95	0x5F
`	96	0x60
a	97	0x61
b	98	0x62
c	99	0x63
d	100	0x64
e	101	0x65
f	102	0x66
g	103	0x67
h	104	0x68

Character	ASCII	
	Dec	Hex
i	105	0x69
j	106	0x6A
k	107	0x6B
l	108	0x6C
m	109	0x6D
n	110	0x6E
o	111	0x6F
p	112	0x70
q	113	0x71
r	114	0x72
s	115	0x73
t	116	0x74
u	117	0x75
v	118	0x76
w	119	0x77
x	120	0x78
y	121	0x79
z	122	0x7A
{	123	0x7B
	124	0x7C
}	125	0x7D
~	126	0x7E
DEL	127	0x7F

WWW Resources

Course Page	http://aortiz.cem.itesm.mx/cb00852.html
Linux Assembly	http://linuxassembly.org/
Webopedia	http://webopedia.internet.com/
Dr. Dobb's	http://www.x86.org/
Linux Online	http://www.linux.org/
Linux Journal	http://www.linuxjournal.com/
Linux Gazette	http://www.linuxgazette.com/
Linux en México	http://www.linux.org.mx/
Intel	http://www.intel.com/
AMD	http://www.amd.com/

References

- [ANTONAKOS]** James Antonakos. *The Pentium Microprocesor*. Prentice Hall, 1997.
- [DUNTEMANN]** Jeff Duntemann. *Assembly Language Step-by-Step: Programming with DOS and Linux*. 2nd Edition. John Wiley & Sons, 2000.
- [INTEL]** *Pentium 4: Intel Architecture Software Developer's Manual*. Volumes 1 and 2. Intel Corporation, 2000.
- [NEVELN]** Bob Neveln. *Linux Assembly Language Programming*. Prentice Hall, 2000.
- [RAYMOND96]** Eric Raymond. *The New Hacker's Dictionary*. Third Edition. MIT Press, 1999.
- [RAYMOND99]** Eric Raymond. *The Cathedral and the Bazaar: Musings on Linux and Open Source by an Accidental Revolutionary*. O'Reilly, 1999.
- [TATHAM]** Simon Tatham. *NASM: The Netwide Assembler Documentation*. 1997.